

図 1




图 2 a




图 2 b







図 3



Dynamic Reconfigurable Hardware (DRH)



Multi-chip circuit

図 4





図 5



6










图 7






9



1003

Thread2- Thread3

1003



Area13 = 410

図 11a






図 11b






12 b

2nd Iteration : Area = 368

1205








图 12C

図 13a




スレッド移動レンジ制約



スレッド共有制約

図 13b



パイプライン制約

図 13c

図 14




図 15





FIG. 16



17

Closeness matrix

	v1	v2	v3	v4	v5	v6	v7	v8	v9	v10	v11	v12	v13	v14	v15	v16	v17	v18	v19
v1	—	8	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—
v2	8	8	8	8	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—
v3	—	8	—	—	—	16	—	—	—	—	—	—	—	—	—	16	—	—	—
v4	—	8	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—
v5	—	—	—	—	—	8	—	—	—	—	—	—	—	—	—	—	—	—	—
v6	—	—	16	—	8	—	8	—	—	—	—	—	—	—	—	—	—	—	—
v7	—	—	—	—	—	8	—	—	—	—	—	—	—	—	—	—	—	—	—
v8	—	—	—	—	—	—	—	8	—	—	—	—	—	—	—	—	—	—	—
v9	—	—	—	—	—	—	8	—	8	—	—	—	—	—	8	—	—	—	—
v10	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—
v11	—	—	—	—	—	—	—	8	—	—	—	—	—	—	—	—	—	—	—
v12	—	—	—	—	—	—	—	—	—	—	—	—	8	—	—	—	—	—	—
v13	—	—	—	—	—	—	—	—	—	—	—	—	—	8	—	—	—	—	—
v14	—	—	—	—	—	—	—	—	—	—	—	8	8	—	8	—	—	—	—
v15	—	—	—	—	—	—	—	8	—	—	—	—	—	—	—	16	—	—	—
v16	—	—	16	—	—	—	—	—	—	—	—	—	—	—	16	—	17	—	—
v17	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	17	—	18	—
v18	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	18	—	10
v19	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	10	—

1604

702107-99294680

図 18




Figure 19 shows four timing diagrams (1701, 1702, 1703, 1704) illustrating signal transitions and delays for various components (v1 through v18). The diagrams are arranged vertically.

Diagram 1701: Shows signal transitions and delays for components v1 through v18. The delays are specified as follows:

- v11: 1.2ns, v9: 1ns, v8: 1ns
- v13: 2.3ns, v12: 2ns, v14: 2ns
- v15: 1.2ns, v16: 1.3ns, v17: 2ns, v18: 2ns
- v3: 1.2ns, v6: 2ns, v7: 2.3ns, v5: 1ns, v2: 1.2ns, v4: 1.2ns, v1: 1.2ns

The components and their delays are listed below the diagram:

Component	Delay
v11	6ns
v9	6ns
v8	6ns
v13	6ns
v12	6ns
v14	25ns
v15	6ns
v16	16ns
v17	18ns
v18	6ns
v3	6ns
v6	25ns
v7	6ns
v5	6ns
v2	6ns
v4	6ns
v1	6ns

Diagram 1702: Shows the same structure as 1701, but with dashed boxes highlighting groups of components: {v16, v17, v18} and {v3, v6, v7}.

Diagram 1703: Shows the same structure as 1701, but with dashed boxes highlighting groups of components: {v16, v17, v18} and {v6, v7}.

Diagram 1704: Shows the same structure as 1701, but with dashed boxes highlighting groups of components: {v16, v17, v18} and {v6, v7}.